



PRELIMINARY

MCS®-96
809X-90, 839X-90
Express

T-49-19-16

T-49-19-59

■ **Extended Temperature Range**
 (-40°C to +85°C)

■ **Burn-In**

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS®-96 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.


The EXPRESS program includes the commercial standard temperature range with burn-in, and an extended temperature range with or without burn-in.

With the commercial standard temperature range operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic, for a minimum time of 160 hours at 125°C with V_{CC} = 5.5V ±0.5V, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

This data sheet specifies the parameters for the extended temperature range option. The commercial temperature range data sheets are applicable otherwise.



MCS-96 Block Diagram

270104-1



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . -40°C to +85°C
 Storage Temperature -40°C to +150°C
 Voltage from Any Pin to
 VSS or ANGND -0.3V to +7.0V
 Average Output Current from Any Pin 10 mA
 Power Dissipation 1.5W

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

OPERATING CONDITIONS

T-49-19-59

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature Under Bias	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.5	5.5	V
V _{REF}	Analog Supply Voltage	4.5	5.5	V
f _{OSC}	Oscillator Frequency	6.0	12	MHz
V _{PD}	Power-Down Supply Voltage	4.5	5.5	V

NOTE:

V_{BB} should be connected to ANGND through a 0.01 μF capacitor. ANGND and V_{SS} should be nominally at the same potential.

D.C. CHARACTERISTICS T_A = -40°C to +85°C

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage (Except RESET)	-0.3	+0.8	V	
V _{IL1}	Input Low Voltage, RESET	-0.3	+0.7	V	
V _{IH}	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, NMI, XTAL1, RESET	2.4	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.5	V	(Note 1)
V _{OH}	Output High Voltage	2.4		V	(Note 2)
I _{CC}	V _{CC} Supply Current		200	mA	All Outputs Disconnected
I _{PD}	V _{PD} Supply Current		1	mA	Normal Operation and Power-Down
I _{REF}	V _{REF} Supply Current		10	mA	
I _{LI}	Input Leakage Current to All Pins of HSI, P0, P3, P4, and to P2.1		±10	μA	V _{in} = 0 to V _{CC}
I _{IH}	Input High Current to \overline{EA}		100	μA	V _{IH} = 2.4V
I _{IL}	Input Low Current to All Pins of P1, and to P2.6, P2.7		-100	μA	V _{IL} = 0.45V
I _{IL1}	Input Low Current to \overline{RESET}		-2	mA	V _{IL} = 0.45V
I _{IL2}	Input Low Current P2.2, P2.3, P2.4, READY		-50	μA	V _{IL} = 0.45V
C _s	Pin Capacitance (Any Pin to V _{SS})		10	pF	f _{TEST} = 1 MHz

NOTES:

1. I_{OL} = 0.4 mA for all pins of P1, for P2.6 and P2.7, and for all pins of P3 and P4 when used as ports. I_{OL} = 2.0 mA for TXD, RSD (in serial port mode 0), PWM, CLKOUT, ALE, \overline{BHE} , RD, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15).

2. I_{OH} = -20 μA for all pins of P1, for P2.6 and P2.7. I_{OH} = -200 μA for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, \overline{BHE} , WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15). P3 and P4, when used as ports, have open-drain outputs.

T-49-19-16

A/D CONVERTER SPECIFICATIONS

A/D Converter operation is verified only on the 8097, 8397, 8095, 8395.

The absolute conversion accuracy is dependent on the accuracy of V_{REF} . The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at $V_{REF} = 5.120V$.

Resolution $\pm 0.001 V_{REF}$
Accuracy $\pm 0.004 V_{REF}$
Differential nonlinearity $\pm 0.002 V_{REF}$ max
Integral nonlinearity $\pm 0.004 V_{REF}$ max

T-49-19-59

A.C. CHARACTERISTICS $V_{CC}, V_{PD} = 4.5V$ to $5.5V, T_A = -40^{\circ}C$ to $+85^{\circ}C; f_{osc} = 6.0$ MHz to 12.0 MHz
Test Conditions: Load capacitance on output pins = 80 pF
Oscillator Frequency = 12.00 MHz

TIMING REQUIREMENTS Other system components must meet these specs

Symbol	Parameter	Min	Max	Units
TCLYX	READY Hold after CLKOUT Falling Edge	0 (Note 1)		ns
TLLYV	End of ALE to READY Setup	-Tosc	2Tosc - 60	ns
TLLYH	End of ALE to READY High	2Tosc + 60	4Tosc - 60 (Note 2)	ns
TYLYH	Non-Ready Time		1000	ns
TAVDV	Address Valid to Input Data Valid		5Tosc - 90	ns
TRLDV	\overline{RD} Active to Input Data Valid		3Tosc - 60	ns
TRXDX	Data Hold after \overline{RD} Inactive (Note 3)	0		ns
TRXDZ	\overline{RD} Inactive to Input Data Float (Note 3)		Tosc - 20	ns

TIMING RESPONSES MCS-96 parts meet these specs

Symbol	Parameter	Min	Max	Units
FXTAL	Oscillator Frequency	6.00	12.00	MHz
Tosc	Oscillator Period	83	166	ns
TCHCH	CLKOUT Period (Note 3)	3Tosc (Note 4)	3Tosc (Note 4)	ns
TCHCL	CLKOUT High Time	Tosc - 20	Tosc + 20	ns
TCLLH	CLKOUT Low to ALE High	-10	30	ns
TLLCH	ALE Low to CLKOUT High	Tosc - 20	Tosc + 40	ns
TLHLL	ALE Pulse Width	Tosc - 25	Tosc + 20	ns
TAVLL	Address Setup to End of ALE	Tosc - 50		ns
TLLRL	End of ALE to \overline{RD} or \overline{WR} Active	Tosc - 20		ns
TLLAX	Address Hold after End of ALE	Tosc - 20		ns
TWLWH	\overline{WR} Pulse Width	2Tosc - 35		ns
TQVWX	Output Data Setup to End of \overline{WR}	2Tosc - 60		ns
TWXQX	Output Data Hold after End of \overline{WR}	Tosc - 25		ns
TWXLH	End of \overline{WR} to Next ALE	2Tosc - 30		ns
TRLRH	\overline{RD} Pulse Width	3Tosc - 30		ns
TRHLH	End of \overline{RD} to Next ALE	Tosc - 30		ns

NOTES:


1. If the 48-pin part is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at $2Tosc + 60$ (TLLCH(max) + TCHCL(max)) after the falling edge of ALE.
2. If more than one wait state is desired, add $3Tosc$ for each additional wait state.
3. This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.
4. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be $3Tosc \pm 10$ ns if Tosc is constant and the rise and fall times on XTAL 1 are less than 10 ns.



T-49-19-16

WAVEFORM

T-49-19-59



270104-2

Bus Signal Timings



T-49-19-16

Table 1. MCS®-96 Prefix Identification

T-49-19-59

Prefix	Package Type	Temperature Range	Burn-In
A	Ceramic PGA-68L	Commercial	No
N	PLCC-68L	Commercial	No
C	Ceramic DIP-48L	Commercial	No
TA	Ceramic PGA-68L	Extended	No
TN	PLCC-68L	Extended	No
TC	Ceramic DIP-48L	Extended	No
QA	Ceramic PGA-68L	Commercial	Yes
QN	PLCC-68L	Commercial	Yes
QC	Ceramic DIP-48L	Commercial	Yes
LA	Ceramic PGA-68L	Extended	Yes
LN	PLCC-68L	Extended	Yes
LC	Ceramic DIP-48L	Extended	Yes

EXAMPLES:

A8097-90 indicates an 8097-90 in a ceramic pin grid array package specified for commercial temperature without burn-in.
 LC8095-90 indicates an 8095-90 in a ceramic DIP package specified for extended temperature range with burn-in.